Abstract -This paper shows the feasibility of implementing CMOS microwave oscillators on Silicon-on-Insulator (SOI) substrate at 5.8 and 12 GHz. The oscillators have been designed by introducing in a circuit simulator (SPICE) the SOI MOSFET's models developed at our laboratory. The models and the fabrication process of 0.25 gm channel length Fully Depleted (FD) SOI MOSFET's were not yet optimized for the first oscillator designs presented in this paper. However, the results show the potentiality of SOI CMOS technology for building low-power, low-voltage RF circuits.
I. INTRODUCTION
The wireless market growth leads to an increasing interest in integrating RF receivers on silicon technologies. Thin film FD SOI CMOS technology is a very attractive candidate for low-power, low-cost microwave circuits, because of its excellent performances in terms of gain, speed and cut-off frequency [1] . Current gain cut-off frequency (T-) and a maximum oscillation frequency (fnax) of 25 GHz and 70 GHz, respectively, have been measured at 1 V for 0.25 ptm salicided FD SOI nMOSFET's LETI technology. An accurate microwave characterisation of the MOS transistors has led to the development of a non-linear high frequency model. This model has been used for designing oscillators at 5.8 GHz (the WLAN frequency) and 12 GHz.
II. MICROWAVE CHARACTERISTICS OF FD SOI MOSFET
An accurate on-wafer characterization technique has been developed at our laboratory [2] , in order to evaluate the transition frequencies of the current gain (H21) and the unilateral gain (MA/SG), as well as to extract the small signal equivalent circuit of the transistors. Fig. 1 represents the evolution of those measured cut-off frequencies versus bias conditions for a salicided and a non-salicided FD SOI MOSFET's composed of 12 parallel connected gate fingers of 0.25 pm channel length and 6.6 pm gate width, noted 12*(6.6/0.25). Due to the good microwave performances of FD SOI MOS transistors, there was a need for an accurate submicron RF model with adequate non quasi-static extensions, which could be introduced in usual simulators. The existing models, such as BSIM3v3, were not adequate for high frequency design [3] . The model developed here is based on a complete extrinsic small-signal equivalent circuit, dealing with the complex behavior of the lossy SOI substrate and a non-linear charge-sheet model for the intrinsic device [4] . The intrinsic model takes into account the channel length propagation delay by dividing the transistor channel into a series of shorter transistors. The model has been validated for frequencies up to 40 GHz and effective channel lengths down to 0.16 ptm [5] . The main transistors parameters used for the oscillator design are given in Table 1 . . However, it has to be kept in mind that the transistors were not optimized at the time the layout was produced, mainly the p-MOS transistors, due to a fabrication problem in the previous process. constant QL and with various inductance values depending on the desired oscillation frequency. The simulations show clearly that the salicide process used for reducing the contact area resistances of the transistor allow to increase the working frequency of the designed oscillator for a given output power level or to rise the output power level for a fixed oscillation frequency. Recent measurements have confirmed the conclutions of those simulations. Fig. 8 shows the RF output power and the oscillation frequency versus bias current for two active oscillators: the first one uses non-salicided 0.25 ptm FD SOI MOSFET's and a L tank of 4 nH and the second one is based on salicided 0.25 ptm FD SOI MOS transistors and a L tank of 1.2 nH. By reducing the indutance value of the L tank by a factor 3.33 and using the salicide process to reduce the transistor access resistances, we observed that the oscillation frequency is double for the active oscillators measured under the same bias conditions. Fig. 9 presents the DC power consumption of nonsalicided and salicided active oscillator designs versus bias current. Interesting microwave characteristics have been measured for all oscillator designs at low power consumption (below 10 mW). These first results render the FD SOI CMOS technology very attractive for lowpower RF circuits. The p-MOS transistors operated in saturation, instead of weak inversion as desired, so it should be possible to reduce again bias voltages probably near 1 V by optimizing their behavior. Moreover, it is important to note that power level measured by the spectrum analyzer is the output power coming from the oscillator diminished by the output buffer consumption. The output buffer is needed for "matching" condition purposes with the 50 Q input of the spectrum analyzer. Of course, in a real transceiver chain of communication system that power loss will not appear. Fig. 7 represents the peak-to-peak voltage at the oscillator output (noted V0,, in Fig. 4 
